

V2V EDTECH LLP

Online Coaching at an Affordable Price.

OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
 v2vedtech.com
- V2V EdTech LLPv2vedtech





WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

e: 22323

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.	Answer	Marking Scheme
<u>.</u> 1.	a) Ans.	Attempt any <u>FIVE</u> of the following: Draw symbol and write truth table of EX-OR gate. Symbol	10 2M
		A B B B B B B B B B B B B B B B B B B B	Symbol 1M
		Inputs Output A B Y 0 0 0 1 0 1 0 1 1 1 1 1	Truth Table 1M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

b)	Define terms "Minterm" and "Maxterm" with proper example of each.	2M
Ans.	Minterm: Each individual term in the canonical SOP form is called as Minterm. Example: Canonical SOP Y = $ABC + A\overline{BC} + \overline{ABC}$ Each individual term is called minterm	Each Definitio n with example 1M
	Maxterm: Each individual term in the canonical POS form is called as Maxterm. Example: Canonical POS $Y = (A + B) \cdot (A + \overline{B})$ Each individual term is called maxterm	Each Definitio n with example 1M
c) Ans.	Draw symbol of JK flip-flop and write its truth table. Symbol	2M
	$J \circ \qquad $	Symbol 1M
	Inputs Output J_n K_n Q_{n+1} 0 0 Q_n 0 1 0 1 0 1 1 $\overline{Q_n}$	Truth Table 1M



Subject: Digital Techniques & Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject Code:

d)	State importance of pipelining in 8086 microprocessor	<i>2M</i>
Ans.	• In pipelining, while the current instruction is executing, next	
	instruction is fetched using a queue.	Any two
	• Pipelining enables many instructions to be executed at the same	points
	time.	<i>2M</i>
	• It allows execution to be done in fewer cycles.	
	• Speed up the execution speed of the processor.	
	• More efficient use of processor.	
e)	Give any four applications of digital circuits.	<i>2M</i>
Ans.	Applications of digital circuits	
	i) Object Counter	Any
	ii) Dancing Lights	relevant
	iii) Scrolling Notice board	four
	iv) Multiplexer	applicati
	v) Digital Computers	ons
	vi) Washing machines, Television	<i>2M</i>
	vii) Digital Calculators	
	viii) Military Systems	
	1x) Medical Equipments	
	x) Mobile Phones	
	x1) Radar navigation and guiding systems	
P	X11) Microprocessors	214
I)	Define the following terms –	2111
	(1) Physical Address (ii) Effective Address	
	(II) Effective Address	
Ang	(i) Dhysical Addross	
A115.	(1) 1 Hysical Address (Note: Diagram is Ontional)	Fach
	Physical: The address given by BIU is 20 bit called as physical	definitio
	address. It is the actual address of the memory location accessed by	n
	the microprocessor. It is calculated as	1M
	1	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

	(ii) Effective Address Effective Address: Effective address or the offset address is the offset for a memory operand. It is an unassigned 16 bit number that gives the operand's distance in bytes from the beginning of the segment.	
g)	Choose instruction for following situations: (i) Addition of 16 bit Hex. No with carry (ii) Division of 8 bit No. (iii) Rotate content of BL by 4 bit. (iv) Perform logical AND operation of AX and BX	2M
Ans	 (i) Addition of 16 bit Hex. No with carry (Note any other relevant registers shall also be considered) ADC Destination 16, Source 16 OR ADC AX, BX OR ADC AX, 4500H (ii) Division of 8 bit No. (Note any other relevant registers shall also be considered) DIV SOURCE OR DIV BL 	Each instructi on ½ M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & MicroprocessorSubject Code:

		(iii)Rotate content of BL by 4 bit.	
		MOV CL.04H	
		ROR BL. CL	
		OR	
		MOV CL, 04H	
		ROLBLCL	
		(iv) Perform logical AND operation of AX and BX	
		AND AX BX	
2		Attempt any THREE of the following:	12
4.	a)	Convert following decimal to octal and Hevadecimal	12 4M
	a)	$(207)_{10} = ($	7171
		$ \begin{array}{l} 1 & (277)_{10} - (38) \\ 3 & 3 & (273)_{10} - (38) \\ 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & 3 & 3 & 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & 3 & 3 & 3 & 3 & 3 & 3 & 3 & 3 & 3 \\ 3 & \mathbf$	
		$\mathbf{n} (433)_{10} - (116)_{16}$	Fach
	Ang	$(i) (207)_{i0} = ()_{0}$	Luch
	Alls.	(1)(237)10 - (38)	conversi
		8 297	
			2111
		$\frac{8}{37}$ \rightarrow (LSD)	
		8 4 5	
		$ \longrightarrow 4 \longrightarrow (msn) $	
		((207) - (451)	
		$(297)_{10} = (-757)_{8}$	
		$(ii) (453)_{10} = ()_{16}$	
		$(453)_{1} - (0)_{1}$	
		(100)0 - (7)16	
		16/453 (Decimal) (Hex)	
		16/28 5	
		161 5 (LSD)	
		$12 \rightarrow c \uparrow$	
		$1 \rightarrow 1 (m_{SD})$	
		$(105)_{10} = (105)_{16}$	



b)

Subject: Digital Techniques & Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

WINTER - 2018 EXAMINATION **MODEL ANSWER**

Convert the given minterm into standard POS form. **4**M $Y(A, B, CD) = (\overline{A}, BC) + (B, \overline{C} \overline{D}) + (\overline{A} \overline{B})$ Ans. Note: Solution is given by considering Y(A, B, CD) as Y(A, B, C, D)Y(A,B,C, D)= ABC+BED+AB Standar Converting into standard saf form, Y(A, B, C, D)= ABC (D+D) + (A+A) BCD + AB CC+C) (D+D) d SOP form $= \overline{ABCO} + \overline{ABCO} + ABCO + \overline{ABCO} + \overline{ABC$ 2M + ABCD+ABCD = zm(7,6,12,4,3,2,1,0) = 2 m(0, 1, 2, 3, 4, 6, 7, 12)Conversi $= TT M (5, 8, 9, 10, 11, 13, 14, 15) \dots \text{Standard Pos form}$ = $(A + \overline{B} + c + \overline{D}) (\overline{A} + \overline{B} + c + D) (\overline{A} + \overline{B} + c + \overline{D})$ $(\overline{A} + \overline{B} + \overline{c} + D) (\overline{A} + \overline{B} + \overline{c} + \overline{D}) (\overline{A} + \overline{B} + c + \overline{D})$ $(\overline{A} + \overline{B} + \overline{c} + D) (\overline{A} + \overline{B} + \overline{c} + \overline{D}).$ on to Standar d POS *2M*

	· `	
c) Ans.	Draw symbol and write truth table for the following flip flop and give one application of each. i) Clocked R-S flip flop ii) T- flip flop (i) Clocked R-S flip flop Symbol	<i>4M</i>
	S RS. Clock Alip R R	Symbol ½ M

22323



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

$\frac{\circ}{1} \times \frac{\circ}{2} \times \frac{\circ}{2n} \times $		Clock	S	R	Qnt	1 m	0	Tri
$\frac{1}{1} 0 0 Qn \overline{Qn} \overline{Qn} No \ Change}{1 0 1 Qn} \frac{1}{Qn} No \ Change}$ $\frac{1}{1} 0 1 0 1 Reset}{1 1 1 0 1 Reset} Any$ i) Clocked RS flip-flop can be used in sequential circuits. ii) It can be used to design counters. iii) It can be used as a latch in digital circuits. (ii) T- flip flop Symbol $\frac{1}{1 Q} T Q}{1 Q Qn \overline{Qn} \overline{Qn} No \ Change} Sym_{1/2}$	2 H 100	0	X	×	Qn	Qn Qn	Kemark	tab
$\frac{1}{1} \frac{0}{1} \frac{1}{0} \frac{1}{1} \frac{0}{1} \frac{1}{Reset}$ $\frac{1}{1} \frac{1}{1} \frac{1}{1} \frac{0}{Race} \frac{1}{Reset}$ $\frac{1}{1} \frac{1}{1} \frac{1}{Race} \frac{1}{Race} \frac{1}{Roce} \frac{1}{Roce}$ $\frac{1}{Race} \frac{1}{Race} \frac{1}{Roce} \frac{1}{Roce} \frac{1}{Roce}$ $\frac{1}{Race} \frac{1}{Race} \frac{1}{Roce} \frac{1}{Roce} \frac{1}{Roce} \frac{1}{Roce}$ $\frac{1}{I} \frac{1}{I} \frac{1}{I} \frac{1}{Race} \frac{1}{Race} \frac{1}{Roce} \frac$			O	0	Qn	Qn	No Change	11
Image:		1	0	1,	0	1	o change	
Application:RaceRaceSeti) Clocked RS flip-flop can be used in sequential circuits.Anyii) It can be used to design counters.ioiii) It can be used as a latch in digital circuits. $\frac{1}{2}$ (ii) T- flip flopSymbolSymbol $\frac{1}{7}$ $\frac{1}{$			<u> </u>	D	1	0	Reset	
Application: Any i) Clocked RS flip-flop can be used in sequential circuits. App ii) It can be used to design counters. io iii) It can be used as a latch in digital circuits. $\frac{1}{2}$ (ii) T- flip flop Symbol Image: Clock Image: FF Image:		•	1	1	Race	Race	Avoid	
	Symb	ol		T	, (e		Syn 1/2
	Truth	Table	ock		FF (Tri
	Truth		ock T		FF (n+1		Tri tab 11
T anti O an	Truth		T		GEF (n+1 en		Tri tal 11
$\frac{1}{\overline{Q}}$	Truth		T		C C C	n+1 en In		Tri tal 11



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

		Application: i) Used to design counters in digital circuits. ii) Can be used in frequency divider circuits.	Any one Applicat ion ½ M
	d) Ans.	Prove $A(\overline{A} + C)(\overline{A}B + C)(\overline{A}BC + \overline{C}) = 0$ Note: Any other relevant laws applied shall be considered while obtaining the correct answer.	<i>4M</i>
		L'H'S. $= A(\overline{A}+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C)(\overline{A}B+C))$ $= (CO+AC)(\overline{A}B+C)(\overline{A}B+C)(C+C)(C+C)(C+C))$ $= (CO+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C)(C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(\overline{A}B+C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(\overline{A}B+C+C)(C+C))$ $= (C+AC)(\overline{A}B+C+C)(\overline{A}B+C+C)(C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(\overline{A}B+C+C)(C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C+C)(C+C+C)(C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C+C)(C+C+C)(C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C+C)(C+C+C+C))$ $= (C+AC)(\overline{A}B+C+C)(C+C+C+C)(C+C+C+C)(C+C+C+C))$ $= (C+AC)(\overline{A}B+C+C+C+C+C+C+C+C+C+C+C+C+C+C+C+C+C+C+C$	Correct solution 4M
3	a)	Attempt any <u>THREE</u> of the following: Implement OR gate and NOT gate using "Universal NAND gate". Write expressions for both.	12 4M
	Ans.	1. "OR" gate using "Universal NAND" gate:	
			Output Expressi on 1M
			Circuit Diagram 1M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

	2. "NOT" gate using "Universal NAND" gate: $Y = \overline{A \cdot B} = \overline{A \cdot A} \qquad \dots \text{ since } A = B = A$ But $A \cdot A = A \qquad \therefore \boxed{Y = \overline{A}}$ $A = B = A \qquad B = A \qquad (Output)$	Output Expressi on 1M Circuit Diagram 1M
b)	Explain following instructions for 8 bit and 16 bit data. (i) PUSH (ii) DAA (iii) IDJV (iy) XOR	4M
Ans	 Note: Any other relevant registers shall also be considered in the example/explanation. (i) PUSH Format: PUSH source This instruction decrements the SP (Stack Pointer) register (by 2) and copies the word specified by source to the location at the top of the stack. Here, Source can be a 16-bit general purpose register, segment register or memory location. Example- PUSH AX OR PUSH AX This instruction decrements the stack pointer by 2 and copies the 16 bit data from AX register to the stack segment where the stack pointer then points. 	Explain ation of each ¹ / ₂ M Example for each case ¹ / ₂ M



WINTER - 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

	 (ii) DAA DAA stands for Decimal Adjust Accumulator AL after BCD Addition Explanation: This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a correct BCD number. The result of the addition must be in AL for DAA instruction to work correctly. If the lower nibble in AL after addition is > 9 or Auxiliary Carry Flag is set, then add 6 to lower nibble of AL. If the upper nibble in AL is > 9H or Carry Flag is set, and then add 6 to upper nibble of AL. Example: - (Any Same Type of Example) 	
	if AL=99 BCD and BL=99 BCD Then ADD AL, BL	
	1001 1001 = AL= 99 BCD + 1001 1001 = BL = 99 BCD	
	0011 0010 = AL =32 H and CF=1, AF=1 After the execution of DAA instruction, the result is CF = 1 0011 0010 =AL =32 H AH =1 + 0110 0110	
	1001 1000 =AL =98 in BCD same type example for 16 bit can be considered.	
	OR DAA instruction is used to convert the sum of two packed BCD numbers in the register AL into a correct BCD number. Example :	
	MOV AL, 23H MOV BL, 47H ADD AL, BL DAA After the execution of the above instructions, the result in AL = 70H.	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

(NOTE: CONSIDER THE GIVEN INSTRUCTION AS IDIV): Syntax : IDIV source It divides a signed word in AX by an signed byte in source during 16/8 division. Also it is used to divide a signed double word in DX,AX by an signed word in source during 16/8 division. operation: a. if the source is byte then AL \leftarrow AL/signed 8 bit source AH \leftarrow AL MOD signed 8 bit source	
b. If the source is word then AX	
OR	
 IDIV BL This instruction is used to divide signed word in AX register by signed byte in BL register. The quotient after division will be stored in AL register, whereas the remainder is stored in AH register. IDIV BX This instruction is used to divide signed double word in DX,AX register by signed word in BX register. The signed 16 bit quotient will be stored in AX register, whereas the signed 16 bit remainder is stored in AH register. 	
 (iv) XOR – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word. Syntax: XOR Destination, Source Example: For 8bit data: XOR AL, BL 	
This instruction performs Exclusive-OR bit by bit at AL with BL and the result is stored in AL For 16bit data: XOR AX, BX This instruction performs Exclusive-OR bit by bit word at AX with	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

c) Ans.	Draw waves for positive and negative triggering with proper labeling. Identify two situations where these triggering can be used? Note: Any additional relevant point related to triggering situation shall be considered	4M
	Positive-edge trigger.	Diagram 2M
	Negative-edge trigger.	Any relevant situation
	 Edge triggering can be used in flipflops as clock input. It is used in counters circuits. They can be used in shift registers They can be used to synchronous data. 	where triggerin g is used 2M
d) Ans	Simplify Y=F(A, B,CD) = Σ_{m} (1, 2, 8, 9, 10, 12, 13) + d(4,5) Using K-map and write expression Note: Solution is given considering Y=F(A, B,CD) as Y= F(A, B,C,D)	4M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

		• K-map representation for the given expression will be - AB O \overline{LP} \overline{CD} \overline{CD} \overline{CD} \overline{CD} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{CP} \overline{CD} \overline{CD} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{CP} \overline{CD} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{CP} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{CP} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{CP} \overline{CD} \overline{CD} \overline{AB} \overline{O} \overline{O} \overline{O} \overline{O} \overline{O} \overline{O} \overline{AB} \overline{O} \overline{O} \overline{C} \overline{POUP} \overline{O} \overline{O} \overline{O} \overline{O} \overline{O} \overline{O} \overline{O} \overline{C} \overline{POUP} \overline{O}	Correct K-map 2M Correct equation 2M
4	a)	Attempt any <u>THREE</u> of the following Suggest "Two instruction" for each of the following addressing modes. (i) Register Addressing Mode. (ii) Direct Addressing Mode (iii) Based Indexed Addressing Mode (iv) Immediate Addressing Mode.	12 4M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

Ans	 i) Register Addressing Mode: a. MOV AX, CX b. AND AL, BL c. ROR AL, CL ii) Direct addressing mode: a.MOV AL, [3000H] b. AND AX,[8000H] 	Conside r any two instructi on, each instructi on
	 c.INC [4712H] iii) Based indexed Addressing mode: 1.MOV AX, [BX][SI] 2.ADD AL, [BX][DI] 3.MOV AX, [BX+SI] iv) Immediate addressing mode: 1.MOV AL, 46H 2. MOV BX, 1234H 3. MOV DX, 0040H 	4/2 M
b) Ans.	Minimize the expression and draw logic circuit using basic gates. F (A,B,CD) = π m {0, 2, 4, 6, 7, 10, 11, 14, 15} <i>Note: Solution is given considering</i> $Y=F(A, B,CD)$ <i>as</i> $Y=F(A, B,C,D)$	4M
	• K: Map representation for the given expression will be $-$ AB $\begin{pmatrix} CP \\ C+D \\ OC \\ A+B \\ OO \\ A+B \\ OI \\ A+B \\ OI \\ A+B \\ II \\ $	Correct K-Map 2M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

	Simplificat J Group J Group J Group So The Implemento	in D- 1 → (QUAD) → ($\overline{B}+\overline{c}$) 2 → (QUAD) → ($\overline{A}+\overline{c}$) 3 → (QUAD) → (A+D) Simplified expression is, ation wing grateo- B C D \overline{B} \overline{C} \overline{D}	$ \frac{\overline{(\overline{B}+\overline{c})} \cdot (\overline{A}+\overline{c}) \cdot (\overline{A}+D)}{(\overline{A}+\overline{c})} + \frac{\overline{(\overline{A}+\overline{c})}}{(\overline{A}+\overline{c})} + \frac{\overline{(\overline{A}+\overline{c})}}{(\overline{A}+D)} + \frac{\overline{(\overline{B}+\overline{c})} (\overline{A}+\overline{c})}{(\overline{A}+\overline{c})(\overline{A}+D)} $	Simplifi cation 1M Logic diagram 1M
c)	Compare con diagram of se block	binational and sequen quential circuit and des	atial circuits. Draw block scribe the function of each	4M
Alls.	PARAMETERS	The output of any instant of time	SEQUENTIAL CIRCUIT	Ally 2 difforon
	Definition	depends upon the input present at that	depends upon the present input as well	Ces
		instant of time.	as past input and output.	2M
	Need of Memory	No memory element required in the ckt	Memory element required to stored bit	
		Vitt		
	Need of clock	Clock input not necessary	Clock input necessary	
	Need of clock Examples	Clock input not necessary E.g. Adders, Subtractors ,Code	Clock input necessary E.g. Flip flop, Shift registers, counters	
	Need of clock Examples	Clock input not necessary E.g. Adders, Subtractors ,Code converters, comparators etc.	Clock input necessary E.g. Flip flop, Shift registers, counters etc,	
	Need of clock Examples Applications	Clock input not necessary E.g. Adders, Subtractors ,Code converters, comparators etc. Used to simplify Boolean	Clock input necessary E.g. Flip flop, Shift registers, counters etc, Used in counters & registers	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

8.

Instruction Set

format

Subject Code:

22323

		Inputs	Combinational logic circuit Memory element	Output	Block diagram 1M
1 o: ir 2 fe 3 fe	. Sequen n the pro nput sign . Sequen eedback . Sequer eedback	tial logic circ esent value o al. tial circuit ca circuit. ntial circuit u circuit in orde	clock cuits are those, whose of f the input but also on an be considered as cor- uses a memory element er to store past values.	output depends not only previous values of the nbinational circuit with nt like flip – flops as	Explana tion 1M
d) i)) Differe	ntiate betwee	en RISC and CISC pro	ocessor (Three point)	4M
Ans i)) Differe	ntiate betwee	en RISC and CISC pro	ocessor (Three point)	
	Sr. PA	RAMETER	RISC PROCESSOPR	CISC PROCESSOR	Any
	1. In	struction set	Few instructions	More instructions	three
	2.	Data types	Few data types	More data types	points 2M
	3.	Addressing mode	Few Addressing modes	More Addressing modes	
	4.	Registers	Large number of general purpose	Small number of general purpose	
			registers	purpose registers.	
	5. A	Architecture	Load/store architecture	negisters & special purpose registers. No load/store	
	5. A 6.	Architecture type Operation	Load/store architecture	No load/store architecture Multi-cycle	

Fixed length

Variable length



WINTER – 2018 EXAMINATION MODEL ANSWER

Sub	ject: Digit	al Techniques	& Microprocessor		Subject Code:	22323
		ii) Compare 8	086 and 80586 (Pentiu	m)(3 point	s)	Any
		SR. NO	PARAMETER	8086	80586 (Pentium)	three points
		1.	Data Bus	16 bit	64 bit	2M
		2	Address Bus	20 bit	32 bit	
		3	Physical memory	1 MB	4 GB	
		4	Register size	16 bit	32 bit	
		5	Voltage required	5 V	3.3 V	
		6	Clock type	1x	3x	
		7	Pipelining	Yes	Yes	
	Ans.	proper labels	$\begin{array}{c} D_{0} & - & D_{0} \\ D_{1} & - & D_{1} \\ D_{2} & - & D_{2} \\ D_{3} & - & D_{2} \\ D_{4} & - & D_{2} \\ D_{5} & - & D_{1} \\ D_{5} & - & D_{1} \\ D_{6} & - & D_{2} \\ D_{7} & - & D_{3} \\ D_{6} & - & D_{2} \\ D_{7} & - & D_{3} \\ D_{6} & - & D_{2} \\ D_{7} & - & D_{3} \\ D_{10} & - & D_{2} \\ D_{10} & - & D_{2} \\ D_{11} & - & D_{2} \\ D_{13} & - & D_{1} \\ D_{14} & - & D_{2} \\ D_{15} & - & D_{3} \\ \end{array}$	$ \begin{bmatrix} D_0 & 4:1 \\ D_1 & MUX \\ D_2 & (5) \\ D_3 & S_1 & S_0 \\ S_3 & S_2 \\ S_1 & S_2 \\ S_1 & S_2 \\ S_2 & S_1 \\ S_2 & S_2 \\ S_1 & S_2 \\ S_1 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_1 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_1 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_2 & S_2 \\ S_1 & S_2 \\ S_2 & S_2 \\ S_3 & S_2 \\ S_4 & S_5 \\ S_5 & S_5$	Output lect i/p's Data i/ps.	Correct Diagram 3M Proper Labeling 1M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

5		Attempt any <u>TWO</u> of the following:	12
	a)	Write algorithm and 8086 assembly language program to find	
		average salary of five employees of "SILICON Systems". Assume	6M
		4 digit salary of each employee. Also write output.	
	Ans.	Note: Any other correct logic shall be considered.	
		ALGORITHM	Algorith
		1. START	m
		2. DEFINE ARRAY SALARY OF 5 NUMBERS EACH 4 DIGIT IN	<i>2M</i>
		DATA SEGMENT	
		3. DEFINE VARIABLE AVG TO STORE RESULT IN DATA	
		SEGMENT	
		4. MOVE DATA IN AX	
		5. MOVE DATA FROM AX TO DS	
		6. MOVE NUM1 TO CX TO SET COUNTER	
		7. LOAD ADDRESS OF ARRAY SALARY TO BX	
		8. MOVE 0000H TO AX	
		9. ADD CONTENTS OF MEMORY POINTED BY BX TO AX	
		10. IF NO CARRY, GOTO STEP 12	
		11. INCREMENT DX REGISTER	
		12. INCREMENT BX TWICE TO POINT TO NEXT NUMBER	
		13. DECREMENT COUNTER CX: IF NOT ZERO GOTO STEP 9	
		14. DIVIDE THE SUM BY NUM1	
		15. STORE THE RESULT AX INTO AVG	
		16 END	
		PROGRAM	
		DATA SEGMENT	
		SALARY DW 4000H 5000H 6000H 7000H 8000H	
		NUM1 DW 05H	
		AVG DW ?	Program
		DATA ENDS	3M
		CODE SEGMENT	0111
		ASSUME DS:DATA_CS:CODE	
		START.	
		MOV AX.DATA	
		MOV DS.AX	
		MOV CX.NUM1	
		MOV BX. OFFSET SALARY	
		MOV AX.0000H	
		MOV BA, OFFSET SALAK I MOV AX,0000H	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

	L1: ADD AX, [BX] JNC NEXT INC DX NEXT: INC BX INC BX LOOP L1 DIV NUM1 MOV AVG,AX MOV AH,4CH INT 21H CODE ENDS END START Output AVG=6000H	Output 1M
b)	Refer Fig No. 1 and write truth table and output "Y", write expression at output of gates. Redraw the Fig. No. 1."Imputs Duput Imputs OutputABCDImputs <th>6M</th>	6M



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code:

Ans Truth Table Input Output A B C D Y 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 <th1< th=""> 1 1</th1<>	
Ans Input Output A B C D Y 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 0 1 0 1 1 1 0 1 0 1 0 1 1 0 1 1 1 0 1 3 0 1 1 1 0 1 3 1 0 1 1 0 1 3 1 0 1 0 0 1 3 1 0 1 0 0 0 1 1 1 0 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1	
A B C D Y 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1 1 0 1 0 1 0 0 0 0 0 1 1 1 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 <t< th=""><td></td></t<>	
Ans 0 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1	
Ans 0 0 1 0 0 1 0 0 0 0 1 1 0 0 0 1 1 1 1 1 0 1 1 0 0 0 1	
Ans 0 0 1 0 0 0 0 1 1 1 1 0 1 0 1 1 1 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 0 0 1 0 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 0 1 0 1 0 0 0 1 1 1 1 0 1 1 0 0 1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ans
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{ c c c c c c c c } \hline 1 & 1 & 0 & 1 & 0 \\ \hline 1 & 1 & 1 & 1 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 \\ \hline \hline$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{c c} A & B & C & D \\ \hline \\$	
$ \begin{array}{c} $	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

 a) Draw architectural block diagram of 8086 microprocessor and describe the function of each block. Ans Note: Any other relevant diagram shall be considered. Internal architecture of Intel 8086: Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20-bit address bus. The internal architecture of Intel 8086 is divided into two units, 1. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) 3. Execution Unit (BIU) 3. Execution Unit (BIU) 4. Execution Unit (BIU) 8. Execution Unit (BIU) 9. Segment register: 9. There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. 9. Adder: 9. 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 9. Execution Unit: 1. Execution Unit: 1. Execution Unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. 1. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 	6		Attempt any <u>TWO</u> of the following:	12
describe the function of each block.Mote: Any other relevant diagram shall be considered.Internal architecture of Intel 8086:Internal architecture of Intel 8086:Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20- bit address bus. The internal architecture of Intel 8086 is divided into two units,1. Bus Interface Unit (BIU)2. Execution Unit (EU).Bus Interface Unit (BIU)3. Execution Unit (EU).Bus Interface Unit (BIU)Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory 		a)	Draw architectural block diagram of 8086 microprocessor and	6M
AnsNote: Any other relevant diagram shall be considered. Internal architecture of Intel 8086: Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20- bit address bus. The internal architecture of Intel 8086 is divided into two units, I. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			describe the function of each block.	
Internal architecture of Intel 8086: Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20- bit address bus. The internal architecture of Intel 8086 is divided into two units, I. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) 9 Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.		Ans	Note: Any other relevant diagram shall be considered.	
Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20- bit address bus. The internal architecture of Intel 8086 is divided into two units, 1. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			Internal architecture of Intel 8086:	Explana
bit address bus. The internal architecture of Intel 8086 is divided into two units, 1. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20-	tion of
two units,3M1. Bus Interface Unit (BIU)2. Execution Unit (EU).Bus Interface Unit (BIU)Memory Interface:The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface.Instruction Byte queue:To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU).Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register.Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit.2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			bit address bus. The internal architecture of Intel 8086 is divided into	blocks
 1. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			two units,	<i>3M</i>
 2. Execution Unit (EU). Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			1. Bus Interface Unit (BIU)	
 Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			2. Execution Unit (EU).	
 Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			Bus Interface Unit (BIU)	
The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			Memory Interface:	
 address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			The Bus Interface Unit (BIU) generates the 20-bit physical memory	
 (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			address and provides the interface with external memory	
 Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			(ROM/RAM). 8086 has a single memory interface.	
 To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			Instruction Byte queue:	
 advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			To speed up the execution, 6-bytes of instruction are fetched in	
 instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			advance and kept in a 6- byte Instruction Queue while other	
 Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			instructions are being executed in the Execution Unit (EU).	
 There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			Segment registers:	
 the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			There are four 16-bit segment registers, viz., the code segment (CS),	
 (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			the stack segment (SS), the extra segment (ES), and the data segment	
 Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			(DS). The processor uses CS segment for all accesses to instructions	
 Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			referenced by instruction pointer (IP) register.	
 a bit bit produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			Adder:	
 controlling a ro-oit segment address with a ro-oit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			acmbining a 16 bit accment address with a 16 bit offset address using	
 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. 			the adder circuit	
Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			2 Execution Unit:	
queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			Control unit : The instructions fetched by BIU in the instruction byte	
Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations.			queue are decoded under the control of timing and control signals	
ALU, which performs arithmetic & logic operations.			Arithmetic and Logic Unit (ALU) • Execution unit has a 16 bit	
rille, which performs artainfede de fogle operations.			ALU, which performs arithmetic & logic operations	
General purpose register unit: All general registers of the 8086			General purpose register unit: All general registers of the 8086	
microprocessor can be used for arithmetic and logic operations. The			microprocessor can be used for arithmetic and logic operations. The	
general registers are: Accumulator register AL (8 bit), AX (AL & AH			general registers are: Accumulator register AL (8 bit), AX (AL & AH	
for 16 bit), Base register, Count register, Data register, Stack Pointer			for 16 bit), Base register, Count register, Data register, Stack Pointer	
(SP), Base Pointer (BP), Source Index (SI), Destination Index (DI).			(SP), Base Pointer (BP), Source Index (SI), Destination Index (DI).	
Flags: is a 16-bit register containing 9 1-bit flags: Overflow Flag			Flags: is a 16-bit register containing 9 1-bit flags: Overflow Flag	



WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor





WINTER – 2018 EXAMINATION MODEL ANSWER

Subject Code: Subject: Digital Techniques & Microprocessor ∢ А ➤ Sum Full Adder В ➤ C - Out C - IN -**Truth Table** Input Output A в Cin Sum Carry Truth Table *2M* Based on the truth table, the Boolean functions for Sum (S) and Carry - out (C_{out}) can be derived using K - Map. For Sum S : BC_{IN} 00 A



WINTER – 2018 EXAMINATION MODEL ANSWER





WINTER – 2018 EXAMINATION MODEL ANSWER

Subject: Digital Techniques & Microprocessor

c)	Write an assembly language program to find the largest number	6M
	from an array of a 10 numbers. Assume suitable data.	
Ans	Note: Either 8bit or 16bit data shall be considered.	
	DATA SEGMENT	
	ARR DB 1,4,2,3,9,8,6,7,5,10	
	LN DW 10	
	LDB?	Correct
	DATA ENDS	logic
	CODE SEGMENT	<i>3M</i>
	ASSUME DS:DATA, CS:CODE	
	START:	
	MOV AX,DATA	
	MOV DS,AX	Correct
	LEA SI,ARR	Instructi
	MOV AL,ARR[SI]	ons
	MOV L,AL	<i>3M</i>
	MOV CX,LN	
	REPEAT: MOV AL,ARR[SI]	
	CMP L,AL	
	JG NOCHANGE (or JNC NOCHANGE)	
	MOV L,AL	
	NOCHANGE: INC SI	
	LOOP REPEAT	
	MOV AH,4CH	
	INT 21H	
	CODE ENDS	
	END START	



V2V EDTECH LLP

Online Coaching at an Affordable Price.

OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
 v2vedtech.com
- V2V EdTech LLPv2vedtech





SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Subject Code:

22323

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No	Q.N.		Scheme
1.		Attempt any <u>FIVE</u> of the following:	10
	a)	State the function of linker and debugger.	2M
	Ans.	Function of linker and debugger:	
		Linker: There are certain programs which are large in size and	
		cannot be executed at one go simultaneously. Such programs are	
		divided into sub programs also known as modules. The linker is used	Each
		to link such small programs to form one large program. It also	function
		generates an executable file.	<i>1M</i>
		Debugger: Debugger is used to test and debug programs. The	
		debugger allows a user to test a program step by step, so that the	
		problem points or steps can be identified and rectified. It allows the	
		user to inspect the registers and memory locations after a program has	
		been executed.	
	b)	List any four addressing modes and give one example of each.	2M
	Ans.	Addressing Modes:	
		1. Immediate Addressing Mode:	
		Example: MOV CL, 03H	
		ADD AX, 1234H	



SUMMER – 2019 EXAMINATION MODEL ANSWER

 Subject: Digital Techniques and Microprocessor
 Subject Code:
 22323

 2. Register Addressing Mode:
 2.

	Example: MOV AL, BL	
	ADD CL, DL	
	MOV DS, AX	Any
	3. Direct Addressing Mode:	four
	Example: MOV AL, [2000H]	addressi
	MOV [1020], 5050H	ng
	4. Register Indirect Addressing Mode	modes
	Example: MOV [DI], 1234H	with
	MOV AX, [BX]	example
	5. Based Addressing with displacement	$^{1/2}M$
	Example: MOV AX, [BX+300H]	each
	MOV AX, [BX-2H]	
	6. Indexed Addressing Mode	
	Example: MOV [DI + 2345H], 1234H	
	MOVAX, $[SI + 45H]$	
	7. Based Indexed Addressing Mode	
	Example: MOV [BX + DI], 1234H	
	MOV AX, [SI + BX]	
	8. Based Indexed Addressing with Displacement Mode	
	Example: MOV [DI + BX + 37H], AX	
	MOV AL, $[BX + SI + 278H]$	
	9. Fixed or Direct Port Addressing:	
	Example: OUT 06H, AL	
	IN AX, 85H	
	10. Variable or Indirect Port Addressing	
	Example: IN AL, DX	
	OUT DX, AX	
	11. Implied (Implicit) Addressing Modes	
	Example: CLC	
	DAA	
c)	State any two Boolean laws with expression.	2M
Ans.	$\begin{bmatrix} 1. & A \cdot U = U \\ 2 & A \cdot 1 & A \end{bmatrix}$	
	2 A I = A And law	4 2
	$\begin{vmatrix} 3 & \mathbf{A} & \mathbf{A} = \mathbf{A} \\ 4 & \mathbf{A} & \overline{\mathbf{A}} & 0 \end{vmatrix}$	Any 2 Declary
	$\begin{array}{c} 4. A \cdot A = 0 \qquad \mathcal{I} \\ 5 Commutative Leve \end{array}$	Doolean Laws 1M
	$\begin{array}{c} \mathbf{J} \\ \mathbf{A} \\ \mathbf{D} \\ \mathbf{D} \\ \mathbf{D} \\ \mathbf{A} \end{array}$	uws INI
	A. D. = B. A.	eacn
	o. Associative Law	



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and MicroprocessorSubject Code:22323

	A. (B.C) = (A.B)C				
	7. Distributive Law				
	A.(B+C) = A.B + A.C.				
	8. $A.(A+B) = A$				
	9. A. $(A + B) = AB$				
	10. $A = A$				
	11. De-Morgan's theorem				
	A.B = A + B				
	$\begin{bmatrix} 12. A + 0 = A \\ 12. A + 0 = A \end{bmatrix} \xrightarrow{T} \begin{bmatrix} 1 & 1 \\ 2 & 1 \end{bmatrix} \xrightarrow{T} \begin{bmatrix} 1 & 1 \\ 2 & 1 \end{bmatrix}$				
	13. $A + I = I$ $A + I = I$ OR law				
	$\begin{array}{c} 14. A + A = A \\ 15. A = \overline{A} \end{array}$				
	$15. A + A = I \qquad \qquad \bigcirc$				
	10. $A + B = B + A$ 17. $A + (D + C) = (A + D) + C$				
	17. $A + (B + C) = (A + B) + C$ 18. $A + (B - C) = (A + B) - (A + C)$				
	10. $A + (B, C) = (A + B) \cdot (A + C)$ 10. $A + AB = A$				
	19. $A + AD - A$ 20. $A + \overline{A}D - A + D$				
	20. $\overline{A} + \overline{AB} - \overline{A} + \overline{B}$ 21. $\overline{A} + \overline{AB} - \overline{A} + \overline{B}$				
	21. $\overline{A} + \overline{A}\overline{B} - \overline{A} + \overline{B}$ 22. $\overline{A} + \overline{A}\overline{B} - \overline{A} + \overline{B}$				
	22. $\overline{A} + \overline{B} - \overline{A} = \overline{B}$				
	$25. \mathbf{M} + \mathbf{D} - \mathbf{M} \cdot \mathbf{D}$				
d)	Define:	2M			
	i) Bit				
	ii) Nibble				
Ans.					
	i) Bit: Bit is a Binary digit which is the smallest unit of data in				
	digital systems. A bit has a single binary value, either 0 or 1.				
	1) NIDDLE: A group of 4 bits is referred as Nibble. Eg: 1011, 1001,				
	1100				
e)	Convert following number into its equivalent Binary Number	2M			
~,	$(146.25)_{10}$				
Ans.					



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

	(JAC. DAL				
	(146.25)10				
	First Take 11	140	÷		
	0	72	$\circ \rightarrow$	CISA	
	0	36	1	T	
		10			
		18	0		
	12		1		
	2	4	1		
	2		0.		
	2	1	0	Concel	
		i	->1->	(1150)	
	C146710 = (10010010)2 Now for fractional part				IM
	Decimal Fraction	Bose	Answer	Recorded Bit	
	0.25 ×	2	0.50	O →msB	
	0.50 . ×	2	1.00	1	
	0.00 X	2	0.00	0-1LSB	
	.1. CO.25)10 = CO.010)2				
	. (146.25)	10 = (10010010-0	10)2	1M
f) Ans.	Define Minterm and Maxterm. Minterm: Each individual term in the canonical SOP (Sum of Products) form is called as Minterm. Example:				2M
	Canonical SOP Y = $\overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC}$ Each individual term is called minterm Maxterm: Each individual term in the canonical POS (Product of Sums) form is called as Maxterm. <i>Example:</i>				



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2019 EXAMINATION MODEL ANSWER





SUMMER – 2019 EXAMINATION MODEL ANSWER

22323 Subject Code: **Subject: Digital Techniques and Microprocessor** 2 Attempt any THREE of the following: 12 a) Draw symbol and truth table of D and T flip flop. State theie **4M** applications. D flip flop: Ans. Output Input Q. + 1 CLK D Q. + 1 I/Po 0 NC x NC 0 D flip NC x NC CLK DFF 1 flop 1 x NC NC Symbol - $\frac{1}{2}M;$ 1 0 0 . 1 Truth 1 0 1 1 table-Symbol **Truth Table** *1M*: **Applications of D flip flop:** One 1. used as a Latch applicati 2. Divide - by - 4 Ripple Counter on $-\frac{1}{2}M$ 3. Ring Counter 4. Johnson Counter 5. Used in registers T flip flop: \overline{Q}_{n+1} T flip Q_{n+1} CLK Т flop CLK Q_n \overline{Q}_n TFF 1 0 Symbol -Q_n Qn $\frac{1}{2}M;$ 1 Truth O table-*1M*; Symbol **Truth Table** One applicati **Applications of T flip flop:** on $-\frac{1}{2}M$ 1. As the basic building block of counter. 2. In frequency divider circuits. 3. Used in D to A converter (DAC) Minimize the following function using K-map. b) **4M**

 $\mathbf{F} = \Sigma \mathbf{m} (0,1,2,3,11,12,14,15).$

Ans.

(Note: Any other equations shall be considered).



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor





SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor




ect: Digit	al Techniques and Microprocessor Subject Code:	2020
	ii) $(34)_{10} - (48)_{10} = ?$	
	ii) $(34)_{10} - (48)_{10} = ?$ $(34)_{10} = (?)_2$ 2 34 2 34 2 17 0 (LSB) 2 24 0 (LSB) 2 12 0 2 48 0 (LSB) 2 12 0 2 1 1 (MSB) $(34)_{10} = (100010)_2$ $(48)_{10} = (110000)_2$	2M
	Taking 2's complement of $(48)_{10} \Rightarrow$ 1's complement of $(48)_{10} = 001111$ + 1 2's complement of $(48)_{10}$ 010000 Since $(34)_{10} - (48)_{10} = (34)_{10} + (-48)_{10}$ $+$ $(-20)_{10} \Rightarrow 100010$ As array is not generated, onswer is in negative form. Taking 2's complement of answer.	
	$(34)_{10} - (48)_{10} = (-14)_{10}$	
d) Ans.	Simplify the following Boolean expression i) $Y = AB + ABC + \overline{AB} + \overline{ABC}$ ii) $Y = (A + B) (A + \overline{B}) (\overline{A} + B)$ Note: Any other method of simplifying using the Boolean laws shall also be considered. i) $Y = AB + ABC + \overline{AB} + \overline{ABC}$ $= AB (1 + C) + \overline{A} (B + \overline{BC})$	4M
	d) Ans.	d) Simplify the following Boolean expression (34) ₁₀ - (48) ₁₀ = ? (34) ₁₀ - (48) ₁₀ = ? (34) ₁₀ - (48) ₁₀ = ? (34) ₁₀ - (158) $2 \frac{34}{2 \frac{14}{2} \frac{1}{2} \frac{1}{2$



	$= AB + \overline{A}(B + C) \qquad \because 1 + C = C, B + \overline{B}C = B + C$ $= AB + \overline{A}B + \overline{A}C \qquad -$		
	$= B (A + A) + AC \qquad \because A + A = 1$ = B (1) + $\overline{A}C$ = B + $\overline{A}C$	21	1
ii)	$\mathbf{Y} = (\mathbf{A} + \mathbf{B}) (\mathbf{A} + \overline{\mathbf{B}}) (\overline{\mathbf{A}} + \mathbf{B})$ = (A.A + A \overline{B} + AB + B \overline{B}) (\overline{A} + B) = (A + A \overline{B} + AB + 0) (\overline{A} + B) (\because A.A = A, B \overline{B} =0) = A (1 + \overline{B} + B) (\overline{A} + B) = A (1) (\overline{A} + B) (\because B+ \overline{B} =1, 1+A=1) = A (\overline{A} + B) = A \overline{A} + AB = 0 + AB (\because A \overline{A} = 0) = AB	21	1
3. At a) Dr	ttempt any <u>THREE</u> of the following: raw 8086 architecture block diagram and state the funct	ions of 4N	2 ⁄I
Ans.	V and B/V. Note: EV and B/V are considered as EU and BIU). HEMORY INTERFACE BIU 2 4 3 5 5 5 5 5 5 5 5 5 5 5 5 5	Diagr 2M	ram 1



Subj	ect: Digit	al Techniques and Microprocessor Subject Code: 22	323	
		 BIU: It handles all transfers of data and addresses on the buses for the execution unit. Sends out addresses Fetches instructions from memory. Read / write data from/to ports and memory i.e. handles all transfers of data and addresses on the busses 	1M j BI	for U
		 EU: Tells BIU where to fetch instructions or data from Decodes instructions Executes instructions 	1M j EU	for J
		OR		
		 The functions performed by the Bus interface unit are: The BIU is responsible for the external bus operations. It performs fetching, reading, writing for memory as well as I/O of data for peripheral devices. The BIU also performs address generation and the population of the instruction queue. 		
		 The Execution unit is responsible for the following work: The instructions are decoded and executed by it. The EU accepts instructions from the instruction queue and from the general purpose registers it takes data. It has no relation with the system buses. 		
	b)	Design half adder using K-map and realize it using basic gate.	4N	1
	Ans.	Half Adder: Half adder is a combinational circuit that performs simple addition of two binary digits.		
		Half Adder Truth Table:		
		If we assume A and B as the two bits whose addition is to be performed, a truth table for half adder with A , B as inputs and Sum , Carry as outputs can be tabulated as follows.	1M j Tru Tab	for th ole











SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: I	igital Techniques and Microprocessor Subject Code: 22	2323
d	Interpret the given program and specify the output for the following situation. MOV AX, 34F9H MOV BX, 3A69H. (i) Masking of lower nibble of AX. (ii) Rotate right through carry contents of BX by 4 positions. (iii) Shift left contents of BX by 6 positions (iv) XOR AX, BX (Note: If the outputs are written correctly according to the sequence also, marks shall be given. Weightage shall be given to the output need not consider the steps). (i) Masking of lower nibble of AX: S. AND AL,0F0H After the execution of this instruction the content of AX register will be 34F0H. Image: Algorithm of the sequence of the steps of the sequence of the sequence of the sequence of the steps of the step	4M
	(ii) Rotate right through carry contents of BX by 4 positions: The instruction will be MOV CL,04H RCR BL,CL $\begin{array}{c} \hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 &$	IM for the output of each instructi on



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subj	ect: Digit	al Te	chnique	s and	Mic	rop	oroc	cess	or			5	Subje	ct	Coo	le:	22	2323	
		Afte	r the Exe	ecution	n of	the	ins BX	truc K= 2	tion 23A	the d 6 H	ata v	vill	be 23	A 6	H.				
	(iii) Shift left contents of BX by 6 positions: Register BX is 3A69H, after shifting it by 6 positions, using SHL BX, CL instruction, where CL=06											BX,							
								」 ノ 、	リノ					ן ן	}		0		
		PAS						。 ノヽ	」 ノ					<u>ן</u>	}		0		
		PAS						_ 1 ノヽ	ュ					0 J	}		0		
		PAS						」 ノ ヽ	。 ノく) 	<u>}</u>		0		
		PAS						□ J \	ュ)	}		0		
		PAS							。 ノ)	<u></u>		0		
		PAS	66 1 0	0 1	1	0	1	0	0	1 0	0	0	0 0	0					
		Afte	r the exe	cutior	the	coi	nter	t of	reg	Bx w	ill be	e 9A	40H						
		(*)	VOD AN	v nv	_		By	K= 9)A4)H									
		(iv)	XOR A2	х, вх										.	-				
		AX	3419	0 0	1	1	0	1	0	0 1	1	1	1	1	0	0	1		
		DA	XORing	0 0	0	1	1	1	1	0 1	0	0	1	0	0	0	0		
		Afte	r the Ex 0H	ecutio	n of	the	e in	stru	ctio	n Reg	gister	ΑΣ	K will		onta	ain	data		
							AΣ	<u> </u>	JE9	JH									
4.	a)	Atte Exp	empt any lain the	[,] <u>THF</u> conce	<u>EE</u> pt of	of 1 f pi	the pel	foll inin	owi Ig.	ng:								12 4N	; 1
	Ans.	In p	opelined	proc	esso	r, i	fetc	h, (deco	de a	nd e	exec	tiret	ope	erati	ion	are	Expl	ain
		bein	g decode	d, san	ne ti	nsiy me	cod	le of	pai f the	next	wn insti	ucti	on is	fet	che	ed.	911 IS	2M	n I







Subje	ct: Digi	tal Tech	niques an	d Micro	processo	•	Sub	ject Code: 2	22323			
		IP=689	ЭАН									
		Zero is	inserted						1M for			
		3 4 2	200						example			
		+ 68	39A						-			
		$= 3 \mathbf{A} \mathbf{A}$	A 9 A									
	c)	State a	nd prove	De-Mo	rgan's Th	eorems.			4M			
	Ans.	Theorem no 1: It states that the, complement of a sum is equal to product of their complements Verification of the second theorem :										
			A	В	$\overline{\mathbf{A} + \mathbf{B}}$	Ā	Ē	Ā·Ē	For			
			0	0	1	1	1	1	each			
		(11) A	0	1	0	1	0	0	theorem			
			1	0	0	0	1	0 '	<i>2M</i>			
			1	1	0	0	0	0 +				
		Theore It state comple	em no 2: s that, th ements.	e compl	ement of	a produc	t is equal	to sum of the				
		A	B	Ā	i Z		Ē	$\overline{A} + \overline{B}$				
		0	0	1	- 1		1	1				
		0	1	1			0	1				
		0	0	1	()	1	1				
		1	1	0	()	0	0				
		11	1	1	Contract of the second s	11.12	A = 8 103	1				
				L	HS	$\overline{AB} = \overline{A}$	$+\overline{B}$	RHS				
				: Verifi	cation of	the theor	rem AB =	$\vec{A} + \vec{B}$				



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subj	ject: Digit	al Tech	niques and Microprocesso	or Subject Code:	223	323	
	d)	Descri	be race-around condition	in JK flip flop and suggest w	ays	4 N	ſ
	,	to over	come it.		•		
	Ans.	Race a	round condition in JK flip	p-flop:			
		In a J-F	K Flip-flop, when J=K=1, th	ne output toggles.			
		If the c	lock pulse as shown below	is applied at the clock input, for	or a		
		level ti	riggered J-K flip-flop, afte	er a time interval Δt equal to	the	214	c
		propage	ation delay through two NA	the output changes again He	les.	ZM J	or inti
		during	t of the clock pulse the α	utput will oscillate back and for	nce	aescr	
		betwee	n 0 and 1. At the end of	the clock pulse, the value of C) is	Un	2
		uncerta	in. This situation is referred	l as race -around condition.			
		This ca	In be avoided if $t_p < \Delta t < T$.	A practical method of overcom	ing		
		this dif	ficulty is the use of the mas	ster-slave (MS) configuration. It	can		
		also be	achieved through edge trig	gering.			
		Lea	ding (positive)	Trailing (negative) edge			
			edge			2M 1	for
						2111 J SU221	esti
			t _p	-		0n	l 1
				,			
	e)	Comp	are combinational and sec	uential circuits (four points)		4 N	ſ
	Ans.	Sr.	Combinational circuits	Sequential circuits		-114	L
		No.					
		1	Output depends on	Output depends on present			
			inputs present at that	inputs and past inputs/ outputs		An	y
			time			fou	r
		2	Memory is not	Memory is necessary		poin	its
		2	necessary			IM e	acn
		5	Clock input is not	Clock input is necessary			
		Δ	Design is simple	Design is complex			
		5	For e.g. Adders.	For e.g. Shift registers. Counter	rs		
			Subtractors				
5.		Attem	ot any <u>TWO</u> of the followi	ing:		12	
	a)	Write	an assembly language pro	ogram with algorithm for find	ing	6N	ſ
		smalle	st number from the array	v of 10 numbers (Assume suita	ble		
		data).		dama d			
	Ang	(<i>INOTE:</i> A	any other logic shall be const	aerea).			
	AllS.						



Subj	ject: Digit	al Techniques and Microprocessor Subject Code:	22323	
		Algorithm: 1. Start 2. Load the array offset in BX 3. Initialize the CX with count value. 4. Initialize AL with FFh. 5. Compare the first number in BL with AL 6. Compare and transfer the smallest number in AL. 7. Decrement counter and if it is not zero then repeat the loop from step 5. 8. Store the smallest number in the defined destination location. 9. Stop the process. Program: data segment STRING1 DB 08h,14h,05h,0Fh,09h, 01h, 05h, 18h, 2Ah, 0ACh res db ? data ends code segment assume cs:code, ds:data start: mov ax, data mov ds, ax mov al, 0ffh mov x, 0ah mov al, [bx] skip: inc bx loop again mov res, al int 3	Algor m 2M 1 Corre Progra 4M	ith M ect am
	b) Ans.	end start Draw minimum mode configuration of 8086 and explain the function of any four control signals.	e 6M	[



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor





SUMMER – 2019 EXAMINATION MODEL ANSWER

Subj	ect: Digit	al Techniques and Microprocessor Subject Code:	22323]
		 WR: It is used by the 8086 for outputting a low to indicate that the processor is performing a write memory or write I/O operation depending on the <i>M</i>/<i>IO</i> signal. HOLD: This is s request signal which is given by peripheral device to the microprocessor to have control over address and data lines. HLDA: If the microprocessor is ready to give the control or address and data lines to external device then it provides Hol Acknowledge. 	e n e f d	
	c)	List the addressing modes of 8086 and describe them with a	n 6N	/
	Ans.	 example. Addressing Modes: Immediate Addressing Mode Register Addressing Mode Direct Addressing Mode Indirect Addressing mode Register Indirect Addressing Mode Based Addressing with displacement Indexed Addressing Mode Based Indexed Addressing Mode Based Indexed Addressing with Displacement Mode Fixed or Direct Port Addressing Variable or Indirect Port Addressing Implied (Implicit) Addressing Modes 	List (4) -2	any 2M
		 Immediate Addressing Mode: In immediate addressing 8/16 b data is specified as a part of instruction or specified in th instruction itself. The immediate operand can be only sourc operand. Ex: MOV CL, 03H ADD AX, 1234H. Register Addressing Mode: In this addressing mode the source an destination operand are specified in a register. The operand can b 8/16 bit wide. The 8 bit operand can be any one of the register AL, AH, BH, BL, CH, CL, DH, DL and the 16-bit operand can b AX, BX, CX, DX, SI, DI, SP. The 16-bit operand can be also b either of the segment registers. Ex. MOV AL PL 	t e Any descr $n - $ ead	y 4 iptio IM Eh
		Ex: MOV AL, BL ADD CL, DL		



Subject: Digital Techniques and MicroprocessorSubject Code:	22323	
MOV DS, AX		
 3. Memory Addressing Mode: The memory addressing mode classified under two categories: Direct Addressing Mode: In this 16-bit offset address provided in the instruction itself. Here [] refers the content the offset address. Ex: MOV AL, [2000H]; MOV [1020], 5050H Indirect Addressing mode: In this mode the Effective address calculated from the contents of one or two registers along with the displacement value. The indirect addressing mode classified in five categories: Register Indirect Addressing Mode: In this mode EA provided in an index register or base register. The index register can be SI or DI and the base register can be BX. EA= [BX, SI, DI] Ex: MOV [DI], 1234H; MOV AX, [BX] 	e is s is s of ss is with e is ster	
 ii. Based Addressing with displacement: In this mode EA is a of an 8/16 bit displacement and the contents of base region (BX or BP). Ex: MOV AX, [BX+300H]; MOV AX, [BX-2H] 	sum ister	
 iii. Indexed Addressing Mode: In this EA is the sum of the 8/16 displacement plus the contents of the index registers SI or DI Ex: MOV [DI + 2345H], 1234H; MOV AX, [SI + 45H] 	5 bit I.	
 iv. Based Indexed Addressing Mode: In this EA is the sum of bregisters (BX or BP) and the indexed register (SI or DI) brwhich are specified in the instruction. Ex: MOV [BX + DI], 1234H; MOV AX, [SI + BX] 	oase ooth	
 v. Based Indexed Addressing with Displacement Mode: In this is the sum of base registers (BX or BP) and the indexed regist (SI or DI) along with the 8/16 bit displacement. Ex: MOV [DI + BX + 37H], AX; MOV AL, [BX + SI + 278] 	EA ster 8H]	
4. I/O Port addressing: There are two types of I/O port addressing:i. Fixed or Direct Port Addressing: In this case a one byte	: port	



Subj	ect: Digi	tal Techniques and Microprocessor Subject Code: 22	.323
		address will be provided in the instruction. This allows fixed access to ports numbered 0 to 255 (00-FFH). Ex: OUT 06H, AL; IN AX, 85H	
		 ii. Variable or Indirect Port Addressing: In this case port address will not be explicitly in the instruction. The address of port number is taken from DX allowing 64K 8 bit ports or 32K 16 bit ports. This mode is known as variable or indirect port address. The 8 and 16 bit I/O data transfers should take place only through AL or AX. Ex: IN AL, DX; OUT DX, AX. 	
		5. Implied (Implicit) Addressing Modes: In this the instructions does not have any operand. Ex: CLC, DAA	
6.	a)	Attempt any <u>TWO</u> of the following: Define the following term with respect the digital IC's: (i) Propagation delay (ii) Fan in (iii) Fan out (iv) Power Dissipation (v) Noise Margin	12 6M
	Ans.	(v) Threshold Voltage. (i) Propagation delay: Propagation delay is defined as the time taken to obtain the O/P when the I/P is applied. It is given in nano seconds. (1 ns=10 ⁻⁹ sec). The I/P and O/P wave forms of a logic gate are as follows: $1 = \frac{50\%}{1 + 1 + 1} + \frac{1}{1 + 1} $	Each definitio n 1M
		O/P wave forms. There are 2 delay times t_{PHL} when O/P goes from high to low & t_{PLH} when it goes from low to high. The propagation delay time of the logic gate is taken as the average of these 2 delay	



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

	times.	
	(ii) Fan in: Fan-In is defined as the number of inputs the gate has. For e.g. a two input gate will have fan-in equal to 2.	
	(iii) Fan out: Fan-out is the no. of similar gates which can be driven by the gate. High fan out is better as it reduces need for additional drivers to drive more gates	
	(iv) Power dissipation: Power dissipation is the power required in mW in an IC. Low power requirement indicates low speed of operation & vice versa. Hence, to select an IC, figure of merit is considered. It is the product of propagation delay & power, i.e. ns x $mw = pJ$. The gate of the lowest fig. of merit is selected.	
	(v) Noise margin: Some electric & magnetic fields can induce unwanted voltages on the wires between logic circuits. They are called 'Noise Signals'. They may cause a change in VIH or VIL & may produce undesired operation. The ability of circuit to tolerate these noise signals is called as Noise immunity. These are indicated by noise margins. If they are defined above, they are called DC noise margins. If the noise pulse width is less & is approaching the propagation delay of circuit, it is called AC noise margin.	
	(vi) Threshold voltage: For any logic family, there are a number of threshold voltage levels to know: 1. V_{OH} Minimum OUTPUT Voltage level a TTL device will provide for a HIGH signal. 2. V_{IH} Minimum INPUT Voltage level to be considered a HIGH. 3. V_{OL} Maximum OUTPUT Voltage level a device will provide for a LOW signal. 4. V_{IL} Maximum INPUT Voltage level to still be considered a LOW. 6.8V V_{x} 0.8V V_{x} 0.4V V_{x} 0.4V V_{x} 0.4V V_{x}	
b)	Write an assembly language program to arrange any array of 10 bytes in ascending order. Draw flowchart for the same. (Note: Any other logic shall also be considered).	6M



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor

Ans.	Program:	
	DATA SEGMENT	
	ARRAY DB 15h,05h,08h,78h,56h, 60h, 54h, 35h, 24h, 67h	
	DATA ENDS	
	CODE SEGMENT	
	ASSUME CS: CODE, DS:DATA	
	START:MOV DX, DATA	
	MOV DS, DX	
	MOV BL,0AH	
	step1: MOV SI,OFFSET ARRAY	Correct
	MOV CL,09H	Program
	step: MOV AL,[SI]	4M
	CMP AL,[SI+1]	
	JC Down	
	XCHG AL,[SI+1]	
	XCHG AL,[SI]	
	Down : ADD SI,1	
	LOOP step	
	DEC BL	
	JNZ step1	
	MOV AH,4CH	
	INT 21H	
	CODE ENDS	
	END START	
	Flowebort	



SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Digital Techniques and Microprocessor









V2V EDTECH LLP

Online Coaching at an Affordable Price.

OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT/CS
- Professional Courses
- +91 93260 50669
 v2vedtech.com
- V2V EdTech LLPv2vedtech



MAHARASHTF (Autonomous) (ISO/IEC - 2700

WINTER – 19EXAMINATION

Subject Code:

22323

Subject Name: Digital Techniques and Microprocessor Model Answer

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No.	Q. N.		Scheme
01		Attempt any FIVE of the following:	10-Total
Q.1		Attempt any FIVE of the following.	Marks
	a)	List one application of each of following	2M
		(i) Gray code	
		(ii) ASCII code	
	Ans:	(i) Gray codes are used for error correction in digital communication system.	1M
		(ii)ASCII codes are used for identifying characters and numerals in a keyboard.	Each
	b)	State the principle of multiplexer and mention its two types.	2M
	Ans:	Principle of multiplexer	1M
		Multiplexer is a circuit with many inputs and only one output. By applying control signals on select lines we can direct any input to the output.	1M
		Types 4:1,16:1 etc	
	c)	Draw the circuit of one bit memory cell.	2M
	Ans:	Circuit :	2M 2M
	u)	List reatures of 8080 micropricessor.(Any 100r)	Z 1 VI



MAHARASHTI	BOARD OF TECHNICAL EDUCATION	
(Autonomous)		
	Terran International Action of the Action of	

Ans:	(Note: Consider any 4)	2M
	Features of 8086 microprocessor	
	1)It requires +5v power supply.	
	2)It has 20 bit address bus, can acceess $2^{20} = 1$ MB memory location.	
	3)16 bit data bus.	
	4)It is a 16 bit processor having 16 bit ALU,16 bit registers.	
	5)It has instruction queue which is capable of storing 6 instruction bytes from the memory	
	for faster processing.	
	6)It has pipelining, fetch and execute stage for improving performance.	
	7)It has 256 vectored interrupts.	
	8)Clock range is 5-10 MHz.	
e)	Convert the following numbers into Hexadecimal number.	2M
	(i) $(10110111)_2 = (?)_{16}$	
	(ii) $(567)_8 = (?)_{16}$	
Ans:	(i) $(10110111)_2 = (B7)_{16}$	2M
	(ii) $(567)8 = (177)_{16}$	
f)	State four characteristics of RISC processor.	2M
Ans:	1)Reduced instruction set.	2M
	2)Simple addressing mode.	
	3)RISC processor consumes less power and has high performance.	
	4)Instruction is of uniform fixed length.	
	5)Large number of registers.	
g)	Give example of any two types of addressing mode of 8086	2M
Ans:	1)Direct addressing mode	
	Eg:MOV CL,[1234]	
	2)Immediate addressing mode	
	Eg:MOV AX,0005H	Any two
	3)Register addressing mode	1M each
	Eg: MOV AX,BX	
	4)Base indexed addressing mode	
	Eg:MOV CL,[BX+SI]	
•	•	

Q.2		Attempt any THREE of the following:	12-Total Marks
	a)	Perform the following subtaction using 1's compliment and 2's compliment $(1010\ 0101)_2$ – $(1110\ 1110)_2$.	4 M
	Ans:	Subtaction using 1's compliment $(1010\ 0101)_2 - (1110\ 1110)_2$. Find 1's complement of the subtrahend 00010001 Add minuend 00010001 + <u>10100101</u>	

	Add minuend <u>10100101</u>	
	10110111	
	Since there is no carry, answer is –ve and is in its 2's complement form. The answer is -01001001	
b)	Simplify the given equation into standard SOP form $Y = AB + A\overline{C} + BC$ and represent the same equation in standard POS form.	4M
Ans:	Given equation Y = AB + AE + BC	2M
	Multiplying by the sum of missing term and its complement	2111
	$Y = AB(c+\overline{c}) + A\overline{c}(B+\overline{B}) + Bc(A+\overline{A})$ $\therefore A+\overline{A} = 1$	
	- ABC+ ABC+ ABC+ ABC+ ABC+ ABC - ABC+ ABC+ ABC+ ABC SOP form	
	Determine the binary numbers	
	The numbers which are not included are 000 001, 010 \$ 101	
	pos form can be written as	
	Pos form can be noutten as (A+B+c) (A+B+c) (A+B+c) (A+B+c) Pos	2

MAHARASHTI

Ans:	D J J K Flip Flop K Q		4M
	Input is transferred after a delay Used in shift registers	When T=1, output toggles Used in counters, frequency dividers	
	D Qn+1	T Qn+1	
	0 0 1 1	$\begin{array}{ccc} 0 & \mathbf{Qn} \\ 1 & \mathbf{\overline{Qn}} \end{array}$	
d)	Describe the characteristics of digital IC's (Any four).	4M
Ans:	Characteristics of digital IC's are 1)Fan out:It is the number of loads that the our 2)Power dissipation:Power consumed by the g 3)Propagation delay:Time for the signal to pro-	put of the gate can drive. ate when fully driven by all its inputs.	1M eacl
	4)Noise margin: The maximum noise voltage	added to an input signal that does not cause	

4)Noise margin:The maximum noise voltage added to an input signal that does not cause undesirable change in output.Fan in:It is the number of inputs connected to the gate without any degradation in the voltage level.

Operating Temperature: It is the range of temperature in which the performance of IC is effective.

Figure of merit: It is the product of speed and power.

Q.3		Attempt any THREE of the following:	12-Total Marks
	a)	Reduce the following Boolean expression using laws of Boolean algebra and realize using logic gates. $Y = (A + BC) (B + \overline{C}A)$	4M

BOARD OF TECHNICAL EDUCATION

MAHARASHTF (Autonomous)





(ISO/IEC - 2700







BOARD OF TECHNICAL EDUCATION

•tified)

	sum_cs db 0 sum_msb db 0 . code mov ax,@data ; initialize data sigment mov cls, ax	
	nov ax, @ data ; initialize data signed mov cls, ax	
	mov ax, @ data ; initialize data sigment mov cls, ax	
	mov cx, 10 ; initiatize byte counter	
	mov si, offset array ; initialize memory pointer.	
	mov al, [si]; Read byte memory	
	add sum_1sb, ay ; add with sum	
	jnc next ; if sum > 8 bit	
	inc sum_map; increment mab counter	
	next :	
	The SI ; Increment memory popular	
	loop up , decrement byte counter	
	file read pest sumber	
	ende	
	end	
U)]]	Vinimize the four variable logic function using K- map.	4111

BOARD OF TECHNICAL EDUCATION

tified)

MAHARASHTF (Autonomous)





MAHARASHTI (Autonomous) (ISO/IEC - 2700

 Ans: Use of Flag Register: Microprocessor 8086 has 16 bit flag register among are active. The purpose of flag register is to indicate the status of the Depending upon the value of result after any arithmetic and logical oper bits become set (1) or reset (0). Carry Flag (CF): Set 1 if there is carry out of MSB position. Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. Parity Flag (PF): Set 1 if operation contains even number. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	ng which 9 bits the processor eration the flag
 are active. The purpose of flag register is to indicate the status of in Depending upon the value of result after any arithmetic and logical oper bits become set (1) or reset (0). 1. Carry Flag (CF): Set 1 if there is carry out of MSB position. 2. Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. 3. Parity Flag (PF): Set 1 if operation contains even number. 4. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	the processor eration the flag
 Depending upon the value of result after any arithmetic and logical oper bits become set (1) or reset (0). 1. Carry Flag (CF): Set 1 if there is carry out of MSB position. 2. Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. 3. Parity Flag (PF): Set 1 if operation contains even number. 4. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	eration the flag
 bits become set (1) or reset (0). 1. Carry Flag (CF): Set 1 if there is carry out of MSB position. 2. Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. 3. Parity Flag (PF): Set 1 if operation contains even number. 4. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	
 Carry Flag (CF): Set 1 if there is carry out of MSB position. Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. Parity Flag (PF): Set 1 if operation contains even number. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	
 Auxiliary Flag (AF): Set 1 if carry from lower nibble to upper nibble. Parity Flag (PF): Set 1 if operation contains even number. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	
 Parity Flag (PF): Set 1 if operation contains even number. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero. 	
4. Zero Flag (ZF): Set 1 if result of arithmetic or logical operation is zero.	
5. Sign Flag (SF): Set 1 if result of operation is negative.	
6. Overflow Flag (OF): Set 1 if result is too large to fit in the numbers bit	its available to
accommodate it.	
/. Control Flags:	
(i) I rap Flag (IF): Set 1 if program can be run in single step.	
(ii) Interrupt Flag (IF): Set 1 if string bytes are write or read from hi	nigher memory
address to lower memory address	inglier memory
 Use of Segment Register: The 8086 has four segment register of 16 	5 hit each ie
CS DS SS and ES. The code segment CS register used to address a met	emory location
in the code segment of memory. The data segment point to data segment	ent of memory
where the data is stored the extra segment ES used to address the	he segment is
additional data segment. The Stack segment SS register is used to poin	oint location in
	7
stack segment of the memory, used to store data temporarily on the stack.	К.
 stack segment of the memory, used to store data temporarily on the stack. Describe the construction of half adder using K – map. 	κ.
 stack segment of the memory, used to store data temporarily on the stack Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , circuit using namely "carry" and "sum", and two inputs A and B. 	ircuit has two
 stack segment of the memory, used to store data temporarily on the stack Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , ciroutputs namely "carry" and "sum", and two inputs A and B. 	ircuit has two
 stack segment of the memory, used to store data temporarily on the stack Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , ciroutputs namely "carry" and "sum", and two inputs A and B. 	ircuit has two
 stack segment of the memory, used to store data temporarily on the stack e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , ciroutputs namely "carry" and "sum", and two inputs A and B. 	ircuit has two
e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output, ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs B adder using K – map.	ircuit has two
e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output, ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs A and B. Imputs A adder using K – map.	ircuit has two
e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output, ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs A mail Adder using K-map: Half adder is a combinational logic circuit with two inputs and two output, ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs A mail Adder using K-map: Half adder is a combinational logic circuit with two inputs and two output, ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs A mail Adder Using K-map: A mail Adder Using K-ma	ircuit has two
e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , ciroutputs namely "carry" and "sum", and two inputs A and B. Impets A fragment (3) Augusts Added (3) Augusts Truth Table (Added (3) Augusts) A B Sum (3) Augusts A B Sum (ircuit has two
e) Describe the construction of half adder using K – map. Ans: Half Adder using k-map: Half Adder using k-map: Half adder is a combinational logic circuit with two inputs and two output , ciroutputs namely "carry" and "sum", and two inputs A and B. Imputs A and B. Imputs B adder the construction of the stack of the stack of the construction of the stack of the s	ircuit has two



		Construction Using Kimap For sum for corry	2M
Q.5		$S = \overline{AB} + A\overline{B} = A \oplus B$ $C = AB$ $C = AB$ $Circuit of Hold Addes$ $Sum S = (A \oplus B) = \overline{AB} + A\overline{B}$ $B = O = Carry = A - B$ Attempt any TWO of the following	12-Total Marks
	(a)	Write an assembly language program to find the factorial of a number using looping process.	6M
	Ans:	DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL MOVAH,4CH INT 21H FACTORIAL PROC MOV AX,A	6M

	UP: MUL BX ; MULTIPLY AX*BX	
	MOV FACT_LSB,AX ; ANS DX:AX PAIR	
	MOV FACT_MSB,DX	
	DEC BX	
	CMP BX,0	
	JNZ UP	
	RET	
	FACTORIAL ENDP	
	OR	
	DATA SEGMENT	
	NUM DB 05H	
	RES DW ?	
	DATA ENDS	
	CODE SEGMENT	
	ASSUME CS:CODE,DS:DATA	
	START:	
	MOVAX,DATA	
	MOV DS,AX	
	CALL FAC	
	MOV RES,AX	
	MOVAH,4CH	
	INT 21H	
	FAC PROC	
	MOVCL,NUM	
	DEC CL	
	MOV AL,NUM	
	MOVAH,00H	
	MOV BL,CL	
	MOV BH,00H	
	L1: MUL BX	
	DEC BX	
	DEC CL	
	JNZ L1	
	RET	
	FAC ENDP	
	CODE ENDS	
	END START	
	Correct Program with any other logic can be given marks.	
(h)	Describe the principle of working of JK FF and draw its circuit diagram and truth	6M
	table.	UTAT
Δne•	The IV firs flow is beginning a set of CD file flow with the dation of the data is the interval	
1113.	the JK IIIP IIOP is dasically a galed SK IIIP-HOP with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and P	
	are equal to logic level "1". Due to this additional clocked input a JK flin-flop has four	

possible input combinations, "logic 1", "logic 0", "no change" and "toggle". The symbol for a JK flip flop is similar to that of an SR Bistable Latch as seen in the previous tutorial except for the addition of a clock input. The Basic JK Flip-flop Toggles on leading edge SR flip-flop of clock signal J 🔘 οQ J-K JO ΟQ Flip-flop Clkō Clk 🔿 • Q ΚΦ O O Κo Ē Symbol Circuit

Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and Q. This cross coupling of the SR flip-flop allows the previously invalid condition of S = "1" and R = "1" state to be used to produce a "toggle action" as the two inputs are now interlocked.

If the circuit is now "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate. As Q and Q are always different we can use them to control the input. When both inputs J and K are equal to logic "1", the JK flip flop toggles as shown in the following truth table.

	CLK	J	K	Q _{n+1}	$\overline{Q}_{n+1} \\$	Description	2M		
	1,0,↑	Х	Х	Qn	\overline{Q}_n	No Change			
	\downarrow	0	0	Qn	\overline{Q}_n	No Change			
	\downarrow	0	1	0	1	Reset Condition			
	\downarrow	1	0	1	0	set Condition			
	\downarrow	1	1	$\overline{\mathrm{Q}}_{\mathrm{n}}$	Qn	Toggle condition			
	 Then the JK flip-flop is basically an SR flip flop with feedback which enables only one of it two input terminals, either SET or RESET to be active at any one time thereby eliminatin the invalid condition seen previously in the SR flip flop circuit. Also when both the J and the K inputs are at logic level "1" at the same time, and the cloc input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visa versa. These results in the JK flip flop acting more like a T-type toggle flip-flop when bot terminals are "HIGH". Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timin problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short a possible (high frequency). As this is sometimes not possible with modern TTL IC's the muctimerate. 								
(c)	Differentiate	e betwe	en CI	SC and RISC	and justify u	ise of each of them in practice.	6M		
Ans:	The architect	ture of t	the Ce	ntral Processin	g Unit (CPU) operates the capacity to function from	2M		
						· I · · · · ·			

The Truth Table for the JK Function

Page 13/ 21

2M



"Instruction Set Architecture" to where it was designed. The architectural design of the CPU is Reduced instruction set computing (RISC) and Complex instruction set computing (CISC). CISC has the capacity to perform multi-step operations or addressing modes within one instruction set. It is the CPU design where one instruction works several low-level acts. For instance, memory storage, loading from memory, and an arithmetic operation. Reduced instruction set computing is a Central Processing Unit design strategy based on the vision that basic instruction set gives a great performance when combined with a microprocessor architecture which has the capacity to perform the instructions by using some microprocessor cycles per instruction. The hardware part of the Intel is named as Complex Instruction Set Computer (CISC), and Apple hardware is Reduced Instruction Set Computer (RISC)

Sr. No.	CISC	RISC
1	A large number of instructions are present in the architecture.	Very fewer instructions are present. The number of instructions are generally less than 100.
2	Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory.	No instruction with a long execution time due to very simple instruction set. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions.
3	Variable-length encodings of the instructions.	Fixed-length encodings of the instructions are used.
4	Example: IA32 instruction size can range from 1 to 15 bytes.	Example: In IA32, generally all instructions are encoded as 4 bytes.
5	Multiple formats are supported for specifying operands. A memory operand specifier can have many different combinations of displacement, base and index registers.	Simple addressing formats are supported. Only base and displacement addressing is allowed.
6	CISC supports array.	RISC does not supports array.
7	Arithmetic and logical operations can be applied to both memory and register operands.	Arithmetic and logical operations only use register operands. Memory referencing is only allowed by load and store instructions, i.e. reading from memory into a register and writing from a register to memory respectively.
8	Implementation programs are hidden from machine level programs. The ISA provides a clean abstraction between programs and how they get executed.	Implementation programs exposed to machine level programs. Few RISC machines do not allow specific instruction sequences.
9	Condition codes are used.	No condition codes are used.
10	The stack is being used for procedure arguments and return addresses.	Registers are being used for procedure arguments and return addresses. Memory references can be avoided by some procedures.

4M



Q.6		Attempt any TWO of the following:	12Tot Marks							
	(a)	Describe the concept of pipelining and process of physical address generation in 8086 microprocessor.								
	(a) Ans:	Describe the concept of pipelining and process of physical address generation in order microprocessor. CONCEPT OF PIPELINING Fetching the next instruction while the current instruction executes is known as pipelining it means When first instruction is getting executed, second one's is decoded and third instruction code is fetched from memory. This process is known as pipelining. It improves speed of operation to great extent. Pipelining in 8086 Nonpipelined 8085 fetch1 exe1 fetch2 exe2 fetch1 exe1 fetch2 exe2 Fipelined in 8086 microprocessor To speed up program execution, the Bus Interface Unit(BIU) fetches as many as 6 instruction bytes ahead of time from the memory and these are held for execution unit in the (FIFO) group of registers called QUEUE. The BIU can fetch instruction bytes while EU is decoding or executing an instruction, it simply reads the instruction from the QUEUE in the BIU. This is much faster than sending out addresses to system memory and waiting for the memory to send back the next instruction bytes. The Queue is refilled when at least two bytes are empty as 8086 has a 16-bit data bus. In case of Branch instructions however, the instructions are fetched from the destination addresses specified by the branch instructions are fetched from the destination addresses specified by the branch instructions are fetched from the destination addresses specified by the branch instructions.	6M 3M							




MAHARASHTF (Autonomous) (ISO/IEC - 2700



	help of one relevant examples of each.	
Ans:	 SHIFT AND ROTATE INSTRUCTIONS In the 8086 microprocessor, we have 16-bit registers to handle our data. Sometimes, the need to perform some necessary shift and rotate operations on our data may occur according to the given condition and requirement. So, for that purpose, we have various Shift and Rotate instructions present in the 8086 microprocessor. 1) SHR : Shift Right The SHR instruction is an abbreviation for 'Shift Right'. This instruction simply shifts the mentioned bits in the register to the right side one by one by inserting the same number (bits that are being shifted) of zeroes from the left end. The rightmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SHR Register, Bits to be shifted Example: SHRAX, 2 	
	Working: 2) SAR : Shift Arithmetic Right The SAR instruction stands for 'Shift Arithmetic Right'. This instruction shifts the mentioned bits in the register to the right side one by one, but instead of inserting the zeroes from the left end, the MSB is restored. The rightmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SAR Register, Bits to be shifted Example: SAR BX 5	INSTRU CTION:1 M
	 Working: 2) SHL : Shift Left The SHL instruction is an abbreviation for 'Shift Left'. This instruction simply shifts the mentioned bits in the register to the left side one by one by inserting the same number (bits that are being shifted) of zeroes from the right end. The leftmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SHL Register, Bits to be shifted Example: SHLAX, 2 	,EXAMPL E:1M EACH
	Working: 3) SAL : Shift Arithmetic Left The SAL instruction is an abbreviation for 'Shift Arithmetic Left'. This instruction is the same as SHL.	

MAHARASHTI (Autonomous) (ISO/IEC - 2700

•tified)





tified)

= 0



functions as a counter which is decremented after each comparison. This will go on until CX



3. SCAS/SCASB/SCASW Instruction :

SCAS compares a string byte with a byte in AL or a string word with word in AX. The instruction affects the flags, but it does not change either the operand in AL (AX) or the operand in the 8086 String Instructions. The string to be 'scanned must be in the extra segment and DI must contain the offset of the byte or the word to be compared.

After the comparison DI will be automatically incremented or decremented according to direction flag, to point to the next element in the two strings (if DF = 0, SI and $DI \uparrow$) CX functions as a counter which is decremented after each comparison. This will go on until CX = 0. SCAS affects the AF, CF, OF, PF, SF and ZF flags.

Examples :

			ć	Scan a text string of 80
			'	characters for a carriage
			;	return
	MOV AL, ODH		;	Byte to be scanned for into AL
2	MOV DI, OFFSET	TEXT STRING	;	Offset of string to DI
i.	MOV CX, 80		;	CX used as element counter
	CLD.		;	Clear DF, so DI
			;	autoincrements
	REPNE SCAS TEXT	STRING	.,	Compare byte in string with
			;	byte in AL.

SCASB says compare 8086 String Instructions as bytes and SCASW says compare strings as words.

4. LODS/LODSB/LODSW Instruction :

This instruction copies a byte from a string location pointed to by SI to AL, or a word from a string location pointed to by SI to AX. LODS does not affect any flags. LODSB copies byte and LODSW copies a word.

Examples :

CLD	,	Clear	direct	ion :	flag	so	SI
	;	is au	toincre	emente	d		
MOV SI, OFFSET S	STRING ;	Point	SI at	stri	ng		
LODS S_STRING.							

5. STOS/STOSB/STOSW Instruction :

The STOS instruction copies a byte from AL or a word from AX to a memory location in the extra segment. DI is used to hold the offset of the memory location in the extra segment. After the copy, DI is automatically incremented or decremented to point to the next string element in memory. If the direction flag, DF, is cleared, then DI will automatically be incremented by one for a byte string or incremented by two for a word 8086 String Instructions. If the direction flag is set, DI will be automatically decremented by ono for a byte string or decremented by two for a word string. STOS does not affect any flags. STOSB copies byte and STOSW copies a word.

MOW DT OFFERT D STRING	· Point DT at destination string
MOV DI, OFFSEI D_SIRING	, Point Di at destination string
STOS D_STRING	/ Assembler uses string name to
	; determine whether string is of
	; type byte or type word. If byte
	y string, then string byte replaced
	with contents of AL. If word
	, string then string word replace
	, acting, chen acting word reprace.
	; with contents of AX.
MOV DI, OFFSET D_STRING	; Point DI at destination string
STOSB	; "B" added to STOS mnemonic
	; directly tells assembler to
	replace byte in string with
	from AT STORN would tell assembles
	, fiom AL, stosw would cert assemble.
	/ directly to replace a word in
	a here an an an an an and an and the bar on a second of the second of th